

Unit 1: Components of a Computer  
(1b. Types of Processors, AS Content)

Marks: /20

Answer all the questions.

1(a).

- (i) Compare a Complex Instruction Set Computer (CISC) architecture with a Reduced Instruction Set Computer (RISC) architecture.

-----  
-----  
-----  
-----  
-----  
-----  
-----  
-----  
-----

[4]

- (ii) Explain one advantage, other than cost, of RISC compared with CISC.

-----  
-----  
-----  
-----

[2]

(b). Some computer systems use co-processors.

Explain the effect of using a co-processor system for each of the following applications.

(i) Complex calculations for scientific research.

-----  
-----  
-----  
----- [2]

(ii) Printing personalised letters to customers for an advertising campaign.

-----  
-----  
-----  
----- [2]

2. Von Neumann and array processor are different types of computer architecture.

One feature of Von Neumann architecture is that instructions are executed in a linear sequence.

(i) Give **three** other features.

1  
-----  
-----

2  
-----  
-----

3  
-----  
-----

[3]

3(a). A computer uses a Von Neumann processor.

RISC and CISC are types of processor architecture.

Describe the differences between the two architectures.

-----  
-----  
-----  
-----  
-----  
-----  
-----  
-----  
-----  
----- [4]

(b). Describe the fetch-decode-execute cycle that this architecture uses.

Fetch -----

-----

Decode -----

-----

Execute -----

-----

[3]

END OF QUESTION PAPER

Question			Answer/Indicative content	Marks	Guidance
1	a	i	<p><i>CISC:</i>  Each instruction may take multiple cycles  Single register set  Instructions have variable format  Many instructions are available  Many addressing modes are available  Complicated processor design  Integrated circuit is expensive</p> <p><i>RISC:</i>  An instruction performs a simple task  Limited number of instructions available  Complex tasks can only be performed by combining multiple instructions  Simple processor design</p>	4	<p>Max 3 marks for either CISC or RISC, total max 4</p> <p><b>Examiner's Comments</b></p> <p>There were a wide variety of answers to this question, ranging from the very accurate to the very vague. A significant number of candidates said that RISC is used in mobile phones, if the question had asked for an example this would probably have been a good one. Those that missed marks here generally talked about the programming and its relative difficulty on either type of processor rather than the processor itself.</p>
		ii	<p>Programs run faster...  ...due to simpler instructions</p>	2	<p><b>Examiner's Comments</b></p> <p>Most candidates got the first mark, the more able candidates managed to get the second, again, here the most common erroneous answer was about the merits/drawbacks of programming.</p>
	b	i	<p>Calculations are done by the maths co-processor...  ...so processing is faster  ...when using floating point arithmetic</p>	2	<p><b>Examiner's Comments</b></p> <p>Both this and the next question were well answered by candidates who knew that a co-processor is for floating point calculations.</p>
		ii	<p>No increase in speed...  ...as co-processor not suitable for task / as there are no calculations</p>	2	<p><b>Examiner's Comments</b></p> <p>For this part there was a wide variety of inventions as to how a co-processor could control a print queue, not answered well by those who did not grasp the first part of the question.</p>
			<b>Total</b>	<b>10</b>	

Question			Answer/Indicative content	Marks	Guidance
2		i	<ul style="list-style-type: none"> <li>• Single control unit</li> <li>• One instruction at a time</li> <li>• Uses fetch execute cycle</li> <li>• Program &amp; data stored together / program &amp; data in same format</li> </ul>	3	Accept single ALU  Allow FDE Location TV  <b>Examiner's Comments</b>  A significant amount of candidates gave a single processor as a response to this question which was judged to not be sufficient for this level of examination.
			<b>Total</b>	<b>3</b>	
3	a		<ul style="list-style-type: none"> <li>• CISC is more complex / RISC is simpler / CISC longer instruction set</li> <li>• RISC requires more RAM</li> <li>• CISC many address modes</li> <li>• CISC may have more registers</li> <li>• RISC takes one machine cycle / CISC takes many cycles to complete one instruction</li> <li>• RISC fixed number of bytes / CISC variable number</li> </ul>	4	<b>Do not accept "task" in place of "instruction".</b>  <b>Examiner's Comments</b>  A fair number of responses were still mentioning cost as a difference: the Principal Examiner felt this response was not contextualised to computing and as such no credit was allowed for this.
	b		<ul style="list-style-type: none"> <li>• Fetch- The next instruction is fetched from main memory/address</li> <li>• Decode- The instruction is interpreted / translated / split into opcode and operand (in the CIR)</li> <li>• Execute- The appropriate instruction/opcode is carried out on the operand.</li> </ul>	3	<b>Fetch they may describe the whole cycle Not translated in MDR</b>  <b>Examiner's Comments</b>  A lot of candidates are unsure as to what actually happens in the fetch decode execute cycle and some very vague answers were provided. However, there were a few excellent responses that did show a good understanding of the processes.
			<b>Total</b>	<b>7</b>	

<b>Question</b>	<b>Answer/Indicative content</b>	<b>Marks</b>	<b>Guidance</b>
-----------------	----------------------------------	--------------	-----------------