

Cambridge Assessment International Education Cambridge International Advanced Subsidiary and Advanced Level

COMPUTER SCIENCE

9608/32 October/November 2017

Paper 3 Written Paper MARK SCHEME Maximum Mark: 75

Published

This mark scheme is published as an aid to teachers and candidates, to indicate the requirements of the examination. It shows the basis on which Examiners were instructed to award marks. It does not indicate the details of the discussions that took place at an Examiners' meeting before marking began, which would have considered the acceptability of alternative answers.

Mark schemes should be read in conjunction with the question paper and the Principal Examiner Report for Teachers.

Cambridge International will not enter into discussions about these mark schemes.

Cambridge International is publishing the mark schemes for the October/November 2017 series for most Cambridge IGCSE[®], Cambridge International A and AS Level components and some Cambridge O Level components.

® IGCSE is a registered trademark.

Question	Answer				Marks
1(a)	Router Server Internet T Computer Each device has a single connection to the bus (1) One terminator at each end (1) The terminators do not need to be labelled as long as the labelled as labelled a	Comp A Compute C	[Т	2
1(b)	Statement	True	False	1	4
	The server can send packets to Computer B and the router at the same time.		~	(1)	
	Computer C uses the IP address of a web server to send a request for a web page on the web server	~		(1)	
	Computer B can read a packet sent from Computer A to Computer C.	~		(1)	
	The server can read all incoming packets from the Internet.	~	~	(1)	
1(c)(i)	 Only one transmission is allowed on the bus at <u>any</u> packet can be transmitted on the bus at <u>any one time</u>. The two packets from A and B cannot both use the (1) The attempts to transmit will be unsuccessful, becaurealise that the bus is busy (1) Reference to CSMA/CD (1) Collision causes a change in voltage of the bus (1) 	<u>le</u> (1) bus at th use the s	e same ti	ime ill	2
1(c)(ii)	 One mark for valid point, max 2 Calculate a <u>random</u> wait time Wait for the <u>random</u> time Check for idle bus // Check status of bus Attempt to re-transmit / re-send If unable to transmit, repeat process 				2

Question	Answer	Marks
1(d)(i)	 Star topology (1) Where each computer / device has its own <u>dedicated connection</u> to the server (1) 	2
	Alternative answers:	
	Mesh topology (1) Every device <u>connects</u> directly to every other device (1)	
	Ring topology (1) Use of <u>tokens</u> means no collisions // Every device examines every packet (1)	
1(d)(ii)	As each computer is now not sharing a single bus // has dedicated path (to the server) (1) Collisions <u>cannot</u> occur (1)	2
	Alternative answers:	
	Mesh As each device now has a direct path <u>to all the others</u> (1) Collisions <u>cannot</u> occur (1)	
	Ring Packets all travel in the same direction (1) Collisions <u>cannot</u> occur (1)	

Description It has a simplified set of instructions. Emphasis is on the hardware rather than the software. It makes extensive use of general purpose registers. Many instruction formats are available. mark for each correct line mark per point – max 2					Тур	(or	
of instructions. Emphasis is on the hardware rather than the software. It makes extensive use of general purpose registers. Many instruction formats are available. mark for each correct line										
the software. It makes extensive use of general purpose registers. Many instruction formats are available. mark for each correct line				×		F	RISC			
use of general purpose registers. Many instruction formats are available. mark for each correct line						F	RISC			
formats are available.										
ne mark per point – max 2										
Pipelining is instruction level p Execution (A: processing) of a When first stage for an instruction can start executing Another instruction can start executing finished	n ins tion i xecu	struct is coi iting	ion is mplet befor	ted th	ne firs e prev	st sta /ious	ige o one	f the is	next	
			Time	e Inte	erval					:
Stage	1	2	3	4	5	6	7	8	1	
etch instruction	D	Е								
Read registers and decode		D	Е							
execute instruction			D	E						
ccess operand in memory				D						
Vrite result to register					D	E				
	Execution (A: processing) of a When first stage for an instruc- instruction can start executing Another instruction can start e finished Processing of a number of ins Stage etch instruction ead registers and decode instruction xecute instruction ccess operand in memory /rite result to register at time interval 1 (1)	Execution (A: processing) of an instruction instruction instruction can start executing Another instruction can start executing Another instruction can start executing Processing of a number of instructionStage1etch instructionDead registers and decode instructionDecute instructionCxecute instructionCvirtue result to registerIat time interval 1(1) and E in second row (in that order)	Execution (A: processing) of an instruct When first stage for an instruction is consistent instruction can start executing Another instruction can start executing Another instruction can start executing finished Processing of a number of instructions of stage 1 2 etch instruction D E ead registers and decode D estruction D E vecute instruction D E vecute instruction D E at time interval 1 (1) (1) and E in second row (in that order) (1)	When first stage for an instruction is completed instruction can start executing Another instruction can start executing before finished Processing of a number of instructions can be received and registers and decode instruction 1 2 3 etch instruction D E 1 1 1 1 ead registers and decode instruction D D E 1<	Execution (A: processing) of an instruction is split When first stage for an instruction is completed the instruction can start executing Another instruction can start executing before the finished Processing of a number of instructions can be completed the finished Processing of a number of instructions can be completed the finished Processing of a number of instructions can be completed the finished Processing of a number of instructions can be completed the finished Processing of a number of instructions can be completed the finished Processing of a number of instructions can be completed the finished Processing of a number of instructions can be completed the finished Processing of a number of instructions can be completed the finished Processing of a number of instructions can be completed the finished Execute instruction D tead registers and decode D execute instruction D execute instruction D execute instruction D ccess operand in memory D virite result to register I at time interval 1 (1) and E in second row (in that order) (1)	Execution (A: processing) of an instruction is split into When first stage for an instruction is completed the first instruction can start executing Another instruction can start executing before the preventions Another instruction can start executing before the preventions Processing of a number of instructions can be concurred Time Interval Stage 1 2 3 4 5 etch instruction D E	Execution (A: processing) of an instruction is split into a null When first stage for an instruction is completed the first statistication can start executing before the previous finished Another instruction can start executing before the previous finished Processing of a number of instructions can be concurrent / Stage 1 2 3 4 5 6 etch instruction D E	Execution (A: processing) of an instruction is split into a number When first stage for an instruction is completed the first stage of instruction can start executing before the previous one finished Another instruction can start executing before the previous one finished Processing of a number of instructions can be concurrent / simu Time Interval Stage 1 2 3 4 5 6 7 etch instruction D E	Execution (A: processing) of an instruction is split into a number of s When first stage for an instruction is completed the first stage of the instruction can start executing Another instruction can start executing before the previous one is finished Processing of a number of instructions can be concurrent / simultane Time Interval Stage 1 2 3 4 5 6 7 8 etch instruction D E - - - - - ead registers and decode instruction D E -	Execution (A: processing) of an instruction is split into a number of stages When first stage for an instruction is completed the first stage of the next instruction can start executing Another instruction can start executing before the previous one is finished Processing of a number of instructions can be concurrent / simultaneous Time Interval Stage 1 2 3 4 5 6 7 8 etch instruction D E

Question	Answer	Marks
2(c)(i)	Two from:	2
	 The result of the first addition is not stored in (register) r3 (1) Before the next instruction needs to load value from r3 (1) There is a data dependency issue (1) r3 is being fetched and stored on the same clock pulse (1) 	
2(c)(ii)	The third instruction is not dependent on the first two, therefore, instruction 2 and 3 need to be swapped	1

October/November	
2017	


Question	Answer	Marks
3(a)(i)	A: Guest (operating system) (1) B: Host (operating system) (1)	2
3(a)(ii)	One mark for each valid point, max 3	3
	 Guest OS (A) handles request as if it were running on its own physical machine // guest OS (A) is not aware it is running on a virtual platform Guest OS (A) handles the request as usual I/O requests are translated by the virtual machine software Into instructions executed by host OS (B) Host OS (B) retrieves the data from the file Host OS (B) passes the data to the virtual machine software The virtual machine software passes the data to the guest OS (A) Guest OS passes the data to the application 	
3(b)(i)	One mark from:	1
	 Because software can be tried on different OS using same hardware Because no need to purchase / request all sorts of different hardware Easier to recover if software causes system crash VM provides protection to other software / host OS from malfunctioning software 	
3(b)(ii)	Max 2 marks per limitation, max 2 limitations – max 4 marks	4
	Virtual machine may not be able to emulate some hardware So that hardware cannot be tested using a virtual machine By relevant example, e.g. developing hardware drivers	
	Using virtual machine means execution of extra code // processing time increased so cannot accurately test speed of real performance	
	A virtual machine might not be as efficient By relevant example, e.g. might not be able to access sufficient memory	

October/November

2017

Question	Answer	Marks
4(a)(i)	Because a valid unsigned integer can be two digits / one or more digits (1) Both 3 and 2 are digits (1)	2
4(a)(ii)	 Because a valid unsigned number can be an unsigned integer followed by a decimal point followed by an unsigned integer (1) 32 is an unsigned integer and 5 is an unsigned integer (because it is a digit) and there is a point in between (1) Alternative response for 2 marks, combination of order and validity: 32 is a (valid) unsigned integer, followed by a decimal point, and 5 which is another (valid) unsigned integer Validity mark must refer to 32 and 5 	2
4(b)	<pre><unsigned number=""> ::=</unsigned></pre>	5

October/November 2017



Question	Answer	Marks
4(c)(ii)	<unsigned number=""> ::= <unsigned_integer> <unsigned integer="">.<unsigned_integer> (1) Accept any order <unsigned_integer> <exponent> <unsigned integer="">.<unsigned_integer> <exponent> (1) Accept any order <exponent> ::= E <sign> <unsigned_integer> E <unsigned integer=""> (1) <sign> ::= + - (1)</sign></unsigned></unsigned_integer></sign></exponent></exponent></unsigned_integer></unsigned></exponent></unsigned_integer></unsigned_integer></unsigned></unsigned_integer></unsigned>	4

Question				Ans	swer			Marks
5(a)	Α	В		X]			1
	0	0		1				
	0	1		0				
	1	0		0				
	1	1		0				
5(b)								4
			S	R	Q	Q		
	Initia	ally	1	0	1	0		
	S change	ed to 0	0	0	1	0	(1)	
	R change	ed to 1	0	1	0	1	(1)	
	R change	ed to 0	0	0	0	1	(1)	
	S and R cha	anged to 1	1	1	0	0	(1)	
5(c)(i)	Clock (pulse)							1
5(c)(ii)	Max 2 marks	per proble	m – m a	ax 4 ma	arks			4
	and Q ha • The JK fl any comi Problem 2 • Inputs ma	ave the sam lip-flop does	e value not al nputs / e at the	e l <u>ow</u> for // Q and e same	Q and (Q have	⊇ to ha∖ e to be o	determinate output // Q ve the same value for complementary inputs	

Question

6(a)

6(b)

Cambridge International AS/A Level – Mark Scheme

1

October/November

PUBLISHED	2017
Answer	Marks
One mark for suitable sensor, one mark for justification Max one sensor, max two marks	2
humidity to ensure that the plants have the right level of moisture in the air	
pressure / proximity to detect whether the windows are open or closed condone ' <i>check</i> '	
moisture to ensure the water levels in the soil are correct	
light to ensure the light levels in the greenhouse are correct for plant growth to ensure the windows are closed when night falls	
Accept pH sensor for one mark only	
Accept CO_2 sensor for one mark only, accept gas or O_2 for one mark only	
Justification needs to answer the question why? Not just describe the sensor	
Accept suitable actions resulting from sensor readings as justification	
Three from:	3
 Actions taken by system // or by example: e.g. adjust heater / turn on sprinkler / open windows 	
 May affect the readings taken by the sensors // or by example 	
 Which in turn may cause a change in the actions taken by the system // or by example 	

	 May affect the readings taken by the sensors // or by example 	
	 Which in turn may cause a change in the actions taken by the system // or by example 	
	This is a continuous process	
6(c)(i)	One from:	
6(c)(i)	One from:Lowest allowable temperature	
6(c)(i)		
6(c)(i)	Lowest allowable temperature	

October/November

2017

Question	Answer	Marks
6(c)(ii)	 If answer to c(i) is highest allowable or lowest allowable temperature: The sensor reading is compared to a stored parameter (1) Depending upon result of comparison an action may or may not be carried out (1) If answer to c(i) is sampling time interval: The higher the sampling rate (1) The better / more efficient is the control system (1) 	2
6(d)(i)	20	1
6(d)(ii)	LDD 4002 // load the contents of the 16 bit location containing the value for Sensor 5 into the Accumulator LSR #8 // move the bits in the Accumulator so that the Accumulator stores the value of Sensor 5 as unsigned 16-bit binary integer 1 mark for 4002 1 mark for LSR	3
	1 mark for #8	